I already tried to build an EFI with the Dortania guide with the laptop arrandale cpu but I am getting this error smth like that panic cpu 0 caller initproc exited sub code 0x4 and OpenCore does not write to file even with logging policy of 67 idk
this is my efi: https://drive.google.com/file/d/1c7z0RWijAC6RytngW9rbxJ9DwfcoLW1W/view?usp=sharing
Here is the hwinfo hardware dump
HWiNFO64 Version 7.68-5300 HBCD_PE ------------------------------------------------------------------- [Current Computer] Computer Name: HBCD_PE Computer Brand Name: DELL Inspiron N5040 [Operating System] Operating System: Microsoft Windows 11 Enterprise (x64) Build 22621.2428 (22H2) UEFI Boot: Not Present Secure Boot: Not Capable Hypervisor-protected Code Integrity (HVCI): Disabled Central Processor(s) ------------------------------------------------------ [CPU Unit Count] Number Of Processor Packages (Physical): 1 Number Of Processor Cores: 2 Number Of Logical Processors: 2 Intel Pentium P6200 ------------------------------------------------------- [General Information] Processor Name: Intel Pentium P6200 Original Processor Frequency: 2133.3 MHz Original Processor Frequency [MHz]: 2133 CPU ID: 00020655 CPU Brand Name: Intel(R) Pentium(R) CPU P6200 @ 2.13GHz CPU Vendor: GenuineIntel CPU Stepping: K0 CPU Code Name: Arrandale SV CPU Technology: 32 nm CPU S-Spec: SLBUA CPU Thermal Design Power (TDP): 25.0 W CPU Thermal Design Current (TDC): 25.0 A CPU Max. Junction Temperature (Tj,max): 90 °C CPU Type: Production Unit CPU Platform: Socket G1 (rPGA988A) Microcode Update Revision: 7 Number of CPU Cores: 2 Number of Logical CPUs: 2 [Operating Points] CPU LFM (Minimum): 933.3 MHz = 7 x 133.3 MHz CPU HFM (Base): 2133.3 MHz = 16 x 133.3 MHz CPU Turbo Max: 2133.3 MHz = 16 x 133.3 MHz [Locked] Turbo Ratio Limits: 16x (1-2c) CPU Current: 2128.3 MHz = 16 x 133.0 MHz Uncore Current: 1729.3 MHz = 13.00 x 133.0 MHz CPU Internal Bus Type: Intel QuickPath Interconnect (QPI) v1.0 Number of QPI Links per CPU: 1 Maximum Supported QPI Link Clock: 2400 MHz (4.80 GT/s) Current QPI Link Clock: 2394 MHz (4.79 GT/s) CPU External Bus Type: Intel Direct Media Interface (DMI) v1.0 Maximum DMI Link Speed: 2.5 GT/s Current DMI Link Speed: 2.5 GT/s [Cache and TLB] L1 Cache: Instruction: 2 x 32 KBytes, Data: 2 x 32 KBytes L2 Cache: Integrated: 2 x 256 KBytes L3 Cache: 3 MBytes Instruction TLB: 2MB/4MB Pages, Fully associative, 7 entries Data TLB: 4 KB Pages, 4-way set associative, 64 entries [Standard Feature Flags] FPU on Chip Present Enhanced Virtual-86 Mode Present I/O Breakpoints Present Page Size Extensions Present Time Stamp Counter Present Pentium-style Model Specific Registers Present Physical Address Extension Present Machine Check Exception Present CMPXCHG8B Instruction Present APIC On Chip / PGE (AMD) Present Fast System Call Present Memory Type Range Registers Present Page Global Feature Present Machine Check Architecture Present CMOV Instruction Present Page Attribute Table Present 36-bit Page Size Extensions Present Processor Number Not Present CLFLUSH Instruction Present Debug Trace and EMON Store Present Internal ACPI Support Present MMX Technology Present Fast FP Save/Restore (IA MMX-2) Present Streaming SIMD Extensions Present Streaming SIMD Extensions 2 Present Self-Snoop Present Multi-Threading Capable Present Automatic Clock Control Present IA-64 Processor Not Present Signal Break on FERR Present Virtual Machine Extensions (VMX) Not Present Safer Mode Extensions (Intel TXT) Not Present Streaming SIMD Extensions 3 Present Supplemental Streaming SIMD Extensions 3 Present Streaming SIMD Extensions 4.1 Not Present Streaming SIMD Extensions 4.2 Not Present AVX Support Not Present Fused Multiply Add (FMA) Not Present Carryless Multiplication (PCLMULQDQ)/GFMUL Not Present CMPXCHG16B Support Present MOVBE Instruction Not Present POPCNT Instruction Present XSAVE/XRSTOR/XSETBV/XGETBV Instructions Not Present XGETBV/XSETBV OS Enabled Not Present Float16 Instructions Not Present AES Cryptography Support Not Present Random Number Read Instruction (RDRAND) Not Present Extended xAPIC Not Present MONITOR/MWAIT Support Present Thermal Monitor 2 Present Enhanced SpeedStep Technology Present L1 Context ID Not Present Send Task Priority Messages Disabling Present Processor Context ID Present Direct Cache Access Not Present TSC-deadline Timer Not Present Performance/Debug Capability MSR Present IA32 Debug Interface Support Not Present 64-Bit Debug Store Present CPL Qualified Debug Store Present [Extended Feature Flags] 64-bit Extensions Present RDTSCP and TSC_AUX Support Present 1 GB large page support Not Present No Execute Present SYSCALL/SYSRET Support Present Bit Manipulation Instructions Set 1 Not Present Bit Manipulation Instructions Set 2 Not Present Advanced Vector Extensions 2 (AVX2) Not Present Advanced Vector Extensions 512 (AVX-512) Foundation Not Present AVX-512 Prefetch Instructions Not Present AVX-512 Exponential and Reciprocal Instructions Not Present AVX-512 Conflict Detection Instructions Not Present AVX-512 Doubleword and Quadword Instructions Not Present AVX-512 Byte and Word Instructions Not Present AVX-512 Vector Length Extensions Not Present AVX-512 52-bit Integer FMA Instructions Not Present Secure Hash Algorithm (SHA) Extensions Not Present Software Guard Extensions (SGX) Support Not Present Supervisor Mode Execution Protection (SMEP) Not Present Supervisor Mode Access Prevention (SMAP) Not Present Hardware Lock Elision (HLE) Not Present Restricted Transactional Memory (RTM) Not Present Memory Protection Extensions (MPX) Not Present Read/Write FS/GS Base Instructions Not Present Enhanced Performance String Instruction Not Present INVPCID Instruction Not Present RDSEED Instruction Not Present Multi-precision Add Carry Instructions (ADX) Not Present PCOMMIT Instructions Not Present CLFLUSHOPT Instructions Not Present CLWB Instructions Not Present TSC_THREAD_OFFSET Not Present Platform Quality of Service Monitoring (PQM) Not Present Platform Quality of Service Enforcement (PQE) Not Present FPU Data Pointer updated only on x87 Exceptions Not Present Deprecated FPU CS and FPU DS Not Present Intel Processor Trace Not Present PREFETCHWT1 Instruction Not Present AVX-512 Vector Bit Manipulation Instructions Not Present AVX-512 Vector Bit Manipulation Instructions 2 Not Present AVX-512 Galois Fields New Instructions Not Present AVX-512 Vector AES Not Present AVX-512 Vector Neural Network Instructions Not Present AVX-512 Bit Algorithms Not Present AVX-512 Carry-Less Multiplication Quadword (VPCLMULQDQ) Not Present AVX-512 Vector POPCNT (VPOPCNTD/VPOPCNTQ) Not Present User-Mode Instruction Prevention Not Present Protection Keys for User-mode Pages Not Present OS Enabled Protection Keys Not Present Wait and Pause Enhancements (WAITPKG) Not Present Total Memory Encryption Not Present Key Locker Not Present 57-bit Linear Addresses, 5-level Paging Not Present Read Processor ID Not Present OS Bus-Lock Detection Not Present Cache Line Demote Not Present MOVDIRI: Direct Stores Not Present MOVDIR64B: Direct Stores Not Present ENQCMD: Enqueue Stores Not Present SGX Launch Configuration Not Present Protection Keys for Supervisor-Mode Pages Not Present Control-Flow Enforcement Technology (CET) Shadow Stack Not Present Attestation Services for Intel SGX Not Present AVX-512 4 x Vector Neural Network Instructions Word Variable Precision Not Present AVX-512 4 x Fused Multiply Accumulation Packed Single Precision Not Present Fast Short REP MOV Not Present User Interrupts Not Present AVX-512 VP2INTERSECT Support Not Present AVX-512 FP16 Not Present MD_CLEAR Support Not Present IA32_MCU_OPT_CTRL MSR Support Not Present Restricted Transactional Memory (RTM) Always Abort Not Present Restricted Transactional Memory (RTM) Force Abort Not Present SERIALIZE Not Present Hybrid Processor Not Present TSX Suspend Load Address Tracking Not Present Platform Configuration (PCONFIG) Not Present Architectural LBRs Not Present Indirect Branch Restricted Speculation (IBRS), Indirect Branch Predictor Barrier (IBPB) Present Single Thread Indirect Branch Predictors (STIBP) Present L1D_FLUSH Support Present IA32_ARCH_CAPABILITIES MSR Not Present IA32_CORE_CAPABILITIES MSR Not Present Speculative Store Bypass Disable (SSBD) Present Control-Flow Enforcement Technology (CET) Indirect Branch Tracking Not Present Advanced Matrix Extensions (AMX) Tile Architecture Not Present Advanced Matrix Extensions (AMX) bfloat16 Support Not Present Advanced Matrix Extensions (AMX) 8-bit Integer Operations Not Present SHA512 Instructions Not Present SM3 Instructions Not Present SM4 Instructions Not Present Advanced Matrix Extensions (AMX) FP16 Instructions Not Present AVX (VEX-encoded) Vector Neural Network Instructions Not Present AVX-512 BFLOAT16 Instructions Not Present Fast Zero-Length MOVSB Not Present Fast Short STOSB Not Present Fast Short CMPSB, SCASB Not Present History Reset Not Present Linear Address Masking Not Present Linear Address Space Separation Not Present RAO-INT Instructions Not Present CMPccXADD Instructions Not Present Flexible Return and Event Delivery (FRED) Not Present WRMSRNS Instruction Not Present AVX-IFMA Instructions Not Present RD/WR MSRLIST Instructions Not Present Protected Processor Inventory Number (IA32_PPIN) Support Not Present PBNDKB Instruction Not Present AVX-VNNI-INT8 Instructions Not Present AVX-VNNI-INT16 Instructions Not Present AVX-NE-CONVERT Instructions Not Present PREFETCHIT0/1 Instructions Not Present URDMSR/UWRMSR Instructions Not Present AMX-COMPLEX Instructions Not Present CET Supervisor Shadow-Stack Not Present UIRET Support Not Present Advanced Vector Extensions 10 (AVX10) Not Present Advanced Performance Extensions (APX) Foundation Not Present Not Exhibiting MXCSR Configuration Dependent Timing (MCDT) Not Present UC-Lock Disable Feature Not Present [Enhanced Features] Thermal Monitor 1: Supported, Enabled Thermal Monitor 2: Supported, Enabled Enhanced Intel SpeedStep (GV3): Supported, Enabled Bi-directional PROCHOT#: Enabled Extended Auto-HALT State C1E: Enabled MLC Streamer Prefetcher Supported, Enabled MLC Spatial Prefetcher Supported, Enabled DCU Streamer Prefetcher Supported, Enabled DCU IP Prefetcher Supported, Enabled Intel Dynamic Acceleration (IDA) Technology: Not Supported Intel Dynamic FSB Switching: Not Supported Intel Turbo Boost Technology: Not Supported Programmable Ratio Limits: Not Supported Programmable TDC/TDP Limits: Supported, Disabled Hardware Duty Cycling: Not Supported Intel Speed Select: Not Supported [CPU Ironlake GMCH Features] CPU Package Type: rPGA MCH Turbo: Enabled VT-d: Not Supported Secondary PEG Port: Not Supported 2 DIMMS per Channel: Not Supported ECC: Not Supported DRAM ECC Forced: Disabled Internal Graphics: Supported DDR3 Frequency Support: 533 MHz (DDR3-1067) [Memory Ranges] Maximum Physical Address Size: 36-bit (64 GBytes) Maximum Virtual Address Size: 48-bit (256 TBytes) [MTRRs] Range 0-200000000 (0MB-8192MB) Type: Write Back (WB) Range 200000000-240000000 (8192MB-9216MB) Type: Write Back (WB) Range BC000000-C0000000 (3008MB-3072MB) Type: Uncacheable (UC) Range C0000000-100000000 (3072MB-4096MB) Type: Uncacheable (UC) Range 1FC000000-200000000 (8128MB-8192MB) Type: Uncacheable (UC) Range 23C000000-240000000 (9152MB-9216MB) Type: Uncacheable (UC) Motherboard --------------------------------------------------------------- [Computer] Computer Brand Name: DELL Inspiron N5040 [Motherboard] Motherboard Model: DELL 024DTD Motherboard Chipset: Intel HM57 (IbexPeak-M DH) Motherboard Slots: 4xPCI Express x1, 1xPCI Express x16 PCI Express Version Supported: v2.0 USB Version Supported: v2.0 [PCH Features] Intel Identity Protection Technology: Supported USB 2.0 Ports 6 and 7: Supported PCI Express Ports 7 and 8: Supported FIS Based Port Multiplier: Supported SATA Ports 2 and 3: Supported SATA RAID 0/1/5/10: Supported [BIOS] BIOS Manufacturer: American Megatrends BIOS Date: 05/30/2012 BIOS Version: A05 UEFI BIOS: Capable Super-IO/LPC Chip: Unknown Trusted Platform Module (TPM) Chip: Not Found 
Post a Comment